

FIG. 1 PRIOR ART




FIG. 2 PRIOR ART




FIG. 3 PRIOR ART




FIG. 4 PRIOR ART




FIG. 5 PRIOR ART




FIG. 6 PRIOR ART




FIG. 7 PRIOR ART




FIG.8




FIG. 9




FIG. 10



FIG. 11





FIG. 12



RMAINi: i-TH WORD LINE DRIVER
RADDi: i-TH ROW ADDRESS DECODER

RDECADS: : WORD LINE DRIVER SELECTING SIGNAL

i=1.2.3.4. · · ·

FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20

PROGRAM OF EVEN PAGE DATA




FIG. 21

PROGRAM OF ODD PAGE DATA




FIG. 22




FIG. 23




FIG. 24

READ OF EVEN PAGE DATA




FIG. 25




FIG. 26

READ OF ODD PAGE DATA




FIG. 27

PROGRAM OPERATION OF EVEN PAGE DATA




FIG. 28

PROGRAM WHEN LSB, WLs NEIGHBORING SELECTED WL SET Vss PROGRAM COMPLETION DETECTION IS OPERATED TOO IN PERIOD CCLK1~10




FIG. 29

PROGRAM OF EVEN PAGE DATA (SUPPLY PROGRAM PULSE)




FIG. 30




FIG. 31

PROGRAM OF EVEN PAGE DATA ("10" VERIFY READ)




FIG. 32

PROGRAM COMPLETION DETECTION

PERIOD CCLK5~9 IS OMITTED IN EVEN PAGE(NOTES:CCLK5=CCLK9)
PERIOD CCLK5~9 IS OPERATED IN ODD PAGE




FIG. 33

PROGRAM OF EVEN PAGE DATA (PROGRAM COMPLETION DETECTION)




FIG. 34





FIG. 35

INTERNAL DATA LOAD 1ST/3RD QUARTER CASE OF ODD PAGE PROGRAMMING --1ST QUARTER 3RD QUARTER **RCLK** SCLK ILCLK 13 15 17/1 101112 14 16 SGD CG_unselect CG select SGS BLCRL BLe BLo Vss CELSRC BIASe BIASo **BLSe BLSo** BLCLMP **BLPRE** BLC nPRST SEN LAT REG1 REG2 DTG1 DTG2 B00T CAPCRG VREG COMHn **BSTON** VRDEC TransferG1.2 ROWGATE ROWERASE1.2 ROWPROG1. ROWERASE3n

FIG. 36






FIG. 38

PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 2ND QUARTER)




FIG. 39

PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 3RD QUARTER)




FIG. 40

PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 4TH OUARTER)




FIG. 41




FIG. 42

PROGRAM OF ODD PAGE DATA ("01" VERIFY READ)

"11", "10"—PROGRAMMING→"H"(ODD PAGE DATA "1") • "OO". "O1"-PROGRAMMING (DEFICIENT)->"L"(ODD PAGE DATA "O") • "01"-PROGRAMMING (SUFFICIENT) \rightarrow "H"(ODD PAGE DATA "0" \rightarrow "1") * "00"-PROGRAMMING (SUFFICIENT)-→"10"-PROGRAMMING (ODD PAGE DATA "O"→"1") COMi **FLOATING** CAP2iiDRAM CELL LATCH DLN(C2), TN2 CIRCUIT TN1 LATCH1 CAP1 i DRAM CELL DLN(C1), TN5 DTNij(Naij) Vread I □ Vcgv 01-II- (SELECTED CELL) Vread-Vread-Vss "11", "10"-"01"-PROGRAMMING **PROGRAMMING** "00"-PROGRAMM I NG "11", "10" "01" STATE OF "00" "00" "01" SELECTED DEFICIENT SUFFICIENT DEFICIENT SUFFICIENT CELL BIT LINE Н L L DTNij (Naij) Н NO DATA CHANGE CHANGE OF ODD PAGE DATA "0"→"1"

FIG. 43

TO LATCH CIRCUIT LATCH1 -




FIG. 44

```
PROGRAM OF ODD PAGE DATA ("00" VERIFY READ)
     "11", "10"—PROGRAMMING→"H"(ODD PAGE DATA "1")
     • "00", "01"-PROGRAMMING (DEFICIENT)->"L"(ODD PAGE DATA "0")
     · "00"-PROGRAMMING (SUFFICIENT)->"H"(ODD PAGE DATA "0"->"1")
     *"01"-PROGRAMMING (SUFFICIENT)-→"11"-PROGRAMMING
       (ODD PAGE DATA "O"→"1")
                    Vdd
                        -COMi
          CAPCRG
                        CAP2ii
                                    DRAM CELL
                                                        LATCH
      Vsso-
                                    DLN(C2), TN2
                                                        CIRCUIT
           TN4
                                                        LATCH1
                         CAP1 i i
                                    DRAM CELL
          TN3~\l
                                    DLN(C1), TN5
                       JFREG2
                 REG1
                       "11"."01"-PROGRAMMING-→"H"(EVEN PAGE DATA"1")
"10","00"-PROGRAMMING-→"L"(EVEN PAGE DATA"0")
                                       DTNij(Naij)
   Vread-
              (SELECTED CELL)
Vcqv 00 <del>III</del>
 Vread-III
   Vread-II
          Vss
             "11", "10"-
           PROGRAMMING
                            "00"-PROGRAMM I NG
                                                     "01"-PROGRAMM I NG
 STATE OF
             "11", "10"
                            "00"
                                         "00"
                                                      "01"
                                                                  "01"
 SELECTED
                         DEFICIENT SUFFICIENT DEFICIENT SUFFICIENT
 CFLL
 BIT LINE
                    L
                                          Н
                                                    H OR L
                                                                    Н
   DTNi i
  PERIOD \
                                                                    L
 (REG1="H"
   DTN<sub>i</sub> i
   PERIOD \
 REG2="H".
               NO DATA CHANGE
                                   CHANGE OF ODD
                                                     NO DATA CHANGE
                                   PAGE DATA
                                                              TO LATCH
                                   "0"→"1"
                                                              CIRCUIT
                               FIG. 45
                                                              LATCH1
```





FIG. 46

ERASE VERIFY READ

VERIFY OF EVEN COLUMN→ALL DETECTION→DETECTION OF FAIL CELL NUMBER(Y-SCAN)→VERIFY OF ODD COLUMN→ALL DETECTION →DETECTION OF FAIL CELL NUMBER(Y-SCAN)



ERASE COMPLETION DETECTION CCLK 2 Vs<u>s</u> SGD CG unselect Vss Vss CG select SGS Vss BLCRL Vss Vss Ble BLo Vss CELSRC Vss Vdd BLASe Vdd Vss **BLASo BLSe** Vss BLSo Vss BLCLMP Vss **BLPRE** Vss BLC Vsg Vdd nPRST Vdd SEN Vdd LAT REG1 Vss REG2-0 REG2-1 REG2-3 DTG1 Vss DTG2 Vss B00T Vdd CAPCRG Vsq **VREG** COMHn NCOML **COLPRE**

FIG. 48

LOCAL CLOCK DCLK1 2 3 0.10.3

DRAM BURN-IN OPERATION "FF" I NPUT "7C" INPUT RST1 2 RSTEn 150ns100n 100ns nPRST SEN LAT DTG1 Vsg B00T Vss Vdd Vss **CAPCRG** Vsg Vdd VREG Vext Vsg=8.2V

FIG. 49

COMMAND LATCH
OF "7C" IS RESET

REFRESH




FIG. 50




FIG. 51




FIG. 52




FIG. 53






FIG. 54



WRFCLK PRCV1/1 10 11 12 Vss DTG1 Vss DTG2 Vss Vsg BLC SEN LAT EQPB PR Vsg TG Vss CSL2i

FIG. 56



F16.57




FIG. 58





FIG. 59






FIG. 61




FIG. 62




FIG. 63




FIG. 64




FIG. 65

SUPPLY OF PROGRAM PULSE




FIG. 66




FIG. 67

SUPPLY OF PROGRAM PULSE Vss TGA. TGC Vss Vss TGD. Vss PREA Vss PREB. PREC Vsg PRED Vsg Vpgm CG1U CG2U~ CG1<u>6U</u> Vpass Vdd SG1U_ SG2U Vss Vdd ("1"-PROGRAMM I NG) Vdd (Tpr1 Tpr2Tpr3 Vss("0"-PROGRAMMING) Tpr4Tpr5Tpr6

FIG. 68

TRANSFER OF PROGRAM DATA




FIG. 69




FIG. 70

SG2L

BLD

BLB.

Vdd ("1"-PROGRAMM I NG)

Tpr1 Vss ("0"-PROGRAMMING)

Tpr2Tpr3

SUPPLY OF PROGRAM PULSE TGB_____ Vss Vss TGC_____ Vss TGD____ Vss PREA Vss PREB. Vsg PREC PRED Vsg Vpgm CG1L Vpass Vdd SG1L

FIG. 71

Vss

Vdd

Tpr4Tpr5Tpr6




FIG. 72





FIG. 73



F1G. 74

	STEP1-1	STEP1-2	STEP1-3	STEP1-4	STEP1-5	STEP1-1 STEP1-2 STEP1-3 STEP1-4 STEP1-5 STEP1-6 STEP1-7	STEP1-7
TrNA1	N	出	OFF	NO	OFF	딾	OFF
TrNA2	OFF	NO	H-0	OFF	NO	N	OFF
TrNA3	OFF	0FF	NO	9FF	OFF	9FF	OFF
TrNB1	0FF→0N	H40	HO	0FF→0N	OFF	OFF	No
TrNB2	OFF.	0FF→0N	H0	H0	0FF→0N	NO) HO
TrNB3	넁	붠	0FF → ON	H	OFF	- OFF	一 出
CellA1	DATA LOA	DAT/	A ENTION	REFRESH	4PR	OGRAMMING	DATA LOAD BETENTIONREFRESHPROGRAMMINGFROM BLB1 TO DL
Cell A2		DATA LOA	D DATA	NT I ON!	REFRESH	PROGRAMMI	DATA LOAD BATA DATA LOAD RETENTION REFRESHPROGRAMMING RETENTION
CellA3			DATA LOA[O PATA	NT I ONP	ROGRAMMII	DATA LOADPATA PETENTIONPROGRAMMINGPETENTION
			占	: DATA L₄	ATCH (LAT	CH CIRCUI	DL : DATA LATCH (LATCH CIRCUIT IN DATA CIRCUIT)

FIG. 75

*		STEP1-8	STEP1-9	STEP1-10	STEP1-11	STEP1-12
TrNA1		ON	0FF	0FF	0FF	OFF
TrNA2		OFF	OFF	ON	0FF	OFF
TrNA3		0FF	0FF	0FF	0FF	on \
TrNB1	$\ $	OFF→ON	0FF	0FF	0FF	0FF
TrNB2	$ \ \ $	0FF	ON	0FF→0N	0FF	OFF
TrNB3	}	0FF	OFF	0FF	ON	OFF→ON
CellA1		VERIFY -		DATA RE	TENTION	\
CellA2	PR	ATA ETENTION -		2 VERIFY -		
CellA3	$ \ \ $	DATA RETENTION	TO DL		DATA TRANSFER FROM BLB: TO DL	

DL: DATA LATCH (LATCH CIRCUIT IN DATA CIRCUIT)

FIG. 76

		STEP1-13	STEP1-14	STEP1-15	STEP1-16	STEP1-17	1
TrNA1		0FF	ON	0FF	0FF	OFF	1
TrNA2		OFF	0FF	0FF	ON	ON	
TrNA3		OFF	0FF	0FF	0FF	0FF)
TrNB1	1	ON	0FF	0FF	0FF	0FF	/
TrNB2		OFF	0FF	ON	0FF	ON	
TrNB3	$/\!\!/$	OFF	OFF	OFF.	0FF	0FF	\
CellA1	Ī	ATA RANSFER ROM BLB1 O DL	DATA TRANSFER FROM DL TO BLA1	DATA	NI TON	PROGRAMMIN	G
CellA2		DATA RETENTI	ON T	RANSFER ROM BLB2 O DL	DATA _TRANSFER FROM DL TO BLA2	PROGRAMMIN	IG
CellA3	╝		DATA	NTION		- PROGRAMMIN	G

DL : DATA LATCH (LATCH CIRCUIT IN DATA CIRCUIT)

FIG. 77




FIG. 78